Add support for assign statement.

[twweeb]

What?

I've added support for Verilog supported statement assign, which is usually shown as following in Verilog file.

assign n1 = n0;

Why?

These changes enable users to test more suitable circuits in Verilog format.

Testing?

I've tested it on some simple benchmarks, and the results are correct.