iio: frequency: hmc7044: External VCO Mode Fixes#3102
Open
BrentK-ADI wants to merge 4 commits intoanalogdevicesinc:mainfrom
Open
iio: frequency: hmc7044: External VCO Mode Fixes#3102BrentK-ADI wants to merge 4 commits intoanalogdevicesinc:mainfrom
BrentK-ADI wants to merge 4 commits intoanalogdevicesinc:mainfrom
Conversation
BrentK-ADI
changed the title
BrentK-ADI
requested review from
CiprianRegus,
amiclaus,
btogorean,
buha,
chegbeli,
danmois,
dbogdan,
machschmitt,
mhennerich,
nunojsa and
rbolboac
as code owners
nunojsa
approved these changes
Feb 5, 2026
Collaborator
nunojsa
left a comment
nunojsa
left a comment
There was a problem hiding this comment.
Just some nits. I'm not familiar enough with the part to reason about the change itself but codewise, LGTM
| #define HMC7044_LOW_VCO_MIN_KHZ 2150000 | ||
| #define HMC7044_LOW_VCO_MAX_KHZ 2880000 | ||
| #define HMC7044_HIGH_VCO_MIN_KHZ 2650000 | ||
| #define HMC7044_HIGH_VCO_MAX_KHZ 3200000 |
Collaborator
There was a problem hiding this comment.
Kind of unrelated change. Adds more diff than needed... Ideally cosmetics changes like this should be done in preliminary patches and apply to the complete driver so the style is consistent.
| of_property_read_bool(np, "adi,pll2-pfd-invert-enable"); | ||
|
|
||
| if (hmc->pll2_pfd_invert_en && !hmc->clkin1_vcoin_en) | ||
| dev_warn(dev, "PLL2 PFD inverted using internal VCO.\n"); |
Collaborator
There was a problem hiding this comment.
Just to make sure. Is this something allowable or should we just return error here?
| return -EINVAL; | ||
| ret = hmc7044_validate_pll2_freq(hmc, pll2_freq); | ||
| if (ret) | ||
| return ret; |
Collaborator
There was a problem hiding this comment.
Again, the above helper could have been added in a preliminary patch. It makes the reviewer life easier
Collaborator
Author
|
@danmois, Moving this back to draft so you can add the additional commits we discussed for PLL1 power-down, PLL2 enabled. |
mhennerich
reviewed
Feb 12, 2026
| if (ret) | ||
| return ret; | ||
|
|
||
| ret = hmc7044_write(indio_dev, HMC7044_REG_SYNC, HMC7044_SYNC_RETIME); |
Contributor
There was a problem hiding this comment.
HMC7044_SYNC_RETIME seems to be removed entirely? Is this on purpose?
Collaborator
Author
There was a problem hiding this comment.
Good catch. This was not intentional. Added back in.
This corrects the implementation of the external VCO functionality for the HMC7044. The existing implementation treated the external VCO mode similar to HMC7043, with CLKIN1 (FIN) being a reference clock for the dividers, bypassing PLL1 and PLL2. This is not the intended functionality of this device mode. With external VCO mode, PLL1 remains active, using the reference inputs as with normal operation. The PLL2 loop is also closed, with CLKIN1 (FIN) being the VCO, rather than the internal VCO. There were several changes required to accommodate this: - The external VCO has wider frequency limits. PLL2 bounds checks are based on the VCO source - CLKIN1 is no longer used as the PLL2 frequency, using the adi,pll2-output-frequency dt property for both nodes - PLL1 and PLL2 must be enabled in both modes - Corrected status reporting when external VCO is enabled - Remove external VCO as a condition for sync configuration Signed-off-by: Brent Kowal <brent.kowal@analog.com>
Adds the adi,pll2-pfd-invert-enable flag to the bindings file. Signed-off-by: Brent Kowal <brent.kowal@analog.com>
Adds the adi,pll2-pfd-invert-enable device tree property to support changing the polarity of the PLL2 PFD. This is useful for utilizing an external VCO for PLL 2 which has an inversion in the loop filter. Signed-off-by: Brent Kowal <brent.kowal@analog.com>
When all four CLKIN inputs have zero frequency, PLL1 cannot achieve lock as there is no reference to lock against. In this configuration, disable PLL1 and allow the VCXO to free-run directly into PLL2. This enables use cases where the HMC7044 operates with an external VCXO only, without requiring a reference clock input. Signed-off-by: George Mois <george.mois@analog.com>
BrentK-ADI
force-pushed
the
hmc7044_updates
branch
from
d131e09 to
949fce3
Compare
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
5 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
PR Description
This corrects the implementation of the external VCO functionality for the HMC7044. The existing implementation treated the external VCO mode similar to HMC7043, with CLKIN1 (FIN) being a reference clock for the dividers, bypassing PLL1 and PLL2. This is not the intended functionality of this device mode.
With external VCO mode, PLL1 remains active, using the reference inputs as with normal operation. The PLL2 loop is also closed, with CLKIN1 (FIN) being the VCO, rather than the internal VCO.
There were several changes required to accomodate this:
are based on the VCO source
adi,pll2-output-frequency dt property for both nodes
Additionally, a device tree flag to enable inversion of PLL2 PFD was added to support external VCO loop filters which have an inversion.
Fixes #3061
PR Type
PR Checklist