Skip to content
@OpenXiangShan

XiangShan

Open-source high-performance RISC-V processor

Pinned Loading

  1. XiangShan XiangShan Public

    Open-source high-performance RISC-V processor

    Scala 6.9k 867

  2. XiangShan-doc XiangShan-doc Public

    Documentation for XiangShan

    Markdown 432 151

  3. HuanCun HuanCun Public

    Open-source high-performance non-blocking cache

    Scala 94 41

  4. difftest difftest Public

    Modern co-simulation framework for RISC-V CPUs

    C++ 171 93

  5. xs-env xs-env Public

    XiangShan Frontend Develop Environment

    Shell 68 65

  6. NEMU NEMU Public

    Super fast RISC-V ISA emulator for XiangShan processor

    C 310 123

Repositories

Showing 10 of 88 repositories
  • XiangShan Public

    Open-source high-performance RISC-V processor

    OpenXiangShan/XiangShan’s past year of commit activity
    Scala 6,875 MulanPSL-2.0 867 21 121 Updated Feb 17, 2026
  • difftest Public

    Modern co-simulation framework for RISC-V CPUs

    OpenXiangShan/difftest’s past year of commit activity
    C++ 171 MulanPSL-2.0 93 7 9 Updated Feb 17, 2026
  • XiangShan-doc Public

    Documentation for XiangShan

    OpenXiangShan/XiangShan-doc’s past year of commit activity
    Markdown 432 CC-BY-4.0 151 7 4 Updated Feb 17, 2026
  • env-scripts Public

    Scripts for XiangShan

    OpenXiangShan/env-scripts’s past year of commit activity
    Tcl 17 20 0 5 Updated Feb 16, 2026
  • HBL2 Public Forked from OpenXiangShan/CoupledL2

    Open-source non-blocking L2 cache, used in XS-AI system

    OpenXiangShan/HBL2’s past year of commit activity
    Scala 2 33 0 0 Updated Feb 15, 2026
  • NEMU Public

    Super fast RISC-V ISA emulator for XiangShan processor

    OpenXiangShan/NEMU’s past year of commit activity
    C 310 123 22 14 Updated Feb 14, 2026
  • YunSuan Public

    This repo includes XiangShan's function units

    OpenXiangShan/YunSuan’s past year of commit activity
    Scala 30 MulanPSL-2.0 14 0 2 Updated Feb 14, 2026
  • HuanCun Public

    Open-source high-performance non-blocking cache

    OpenXiangShan/HuanCun’s past year of commit activity
    Scala 94 41 2 1 Updated Feb 13, 2026
  • CoupledL2 Public

    Open-source non-blocking L2 cache

    OpenXiangShan/CoupledL2’s past year of commit activity
    Scala 53 33 0 25 Updated Feb 12, 2026
  • GEM5 Public
    OpenXiangShan/GEM5’s past year of commit activity
    C++ 125 BSD-3-Clause 68 20 65 Updated Feb 12, 2026