Skip to content

Static verification: intra-bus skew limit #19

@unbtorsten

Description

@unbtorsten

Scope

  • Verify constraints against PCB design specification
  • Input/output multi-trace signals (differential, bus): max. skew < limit value?

Dependencies

  • (none)

Metadata

Metadata

Assignees

No one assigned

    Labels

    enhancementNew feature or request

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions